X-HEEP Logo
  • Getting started
  • How to…
  • Configuration
    • System Configuration
    • CPU Configuration
    • CORE-V eXtension Interface (CV-X-IF) Configuration
    • Memory Banks Configuration
    • Bus Type Configuration
    • Linker Configuration
    • Pad Configuration
    • Peripheral Configuration
    • Extension Configuration
    • xheep_gen
      • xheep_gen package
        • Subpackages
        • Submodules
        • Module contents
  • eXtending X-HEEP
  • Testing
  • Peripherals
  • External Peripherals
  • FPGA
  • ASICs
X-HEEP
  • Configuration
  • xheep_gen
  • xheep_gen package
  • xheep_gen.peripherals package
  • xheep_gen.peripherals.user_peripherals package
  • xheep_gen.peripherals.user_peripherals.serial_link_reg module
  • View page source

xheep_gen.peripherals.user_peripherals.serial_link_reg module

class xheep_gen.peripherals.user_peripherals.serial_link_reg.SerialLinkReg(offset=None, length=None)

Bases: UserPeripheral

Dedicated address space for configuring serial link IP registers.

Previous Next

© Copyright 2025, EPFL.

Built with Sphinx using a theme provided by Read the Docs.